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ABSTRACT 
 
This thesis describes a stream-processing model for the demons deformable 
registration algorithm, suitable for use on a graphics processing unit (GPU). 
The streaming version of the demons algorithm is developed using the 
Compute Unified Device Architecture (CUDA) and executed on NVidia‘s 8800 
GTS GPU. Performance results using cone-beam CT data of a preserved swine 
lung indicate that the GPU-based implementation achieves a substantial 
speedup of 60 times when compared to an optimized reference implementation 
on a 2.8 GHz Intel processor. In addition, the accuracy of the GPU-based 
implementation was found to be excellent, with an RMS difference of less than 
0.1 mm when compared with the reference implementation.  
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CHAPTER 1 
 
INTRODUCTION 
Modern image-guided radiation therapy systems have significant on-board 
imaging capabilities such as cone-beam CT that can be used to precisely localize 
tumors before or during treatment. The use of cone-beam CT imaging for 
patient positioning requires that prior to the radiation treatment, the daily image 
be matched to a reference image where the treatment plan is defined. 
Deformable image registration is an enabling technology, used for specialized 
applications as stated above for planning, intervention, and verification. For 
many anatomic sites, such as those in the thorax, abdomen, and pelvis, 
significant inter- or intra-fraction deformation of the anatomy can occur. In 
such cases, patient alignment for radiation treatment can be significantly 
improved via deformable registration. However, established algorithms for 
deformable registration are computationally intensive and too time consuming 
for routine use in a busy clinic even when executed on high-end processors.  
 
This thesis shows how to significantly accelerate the complex problem of 
registration for cone-beam CT alignment in radiotherapy using the stream-
processing model. Stream processing is a relatively new yet quite successful 
paradigm to allow parallel processing of certain applications requiring massive 
vector operations. It has emerged as a cost-effective way of solving large scale 
parallel computing problems. This is in large part due to the introduction of the 
Cell processor and high-performance graphics programming units (GPUs). 
These commodity stream (or vector) processors are designed specifically to 
support large scale parallel computing on a single chip. Image-processing 
algorithms are particularly well suited for parallel processing, since, in many 
                                                       
 
cases, operations can be performed independently on each voxel of the image. 
We develop a data-parallel model of the ―demons‖ algorithm [7], a well known 
deformable registration method used in medical applications. This iterative 
algorithm poses the registration problem as a set of flow equations, and 
alternates between solving these flow equations and Gaussian regularization. 
 
The streaming model for demons is developed within the Compute Unified 
Device Architecture (CUDA) and executed on the NVidia 8800 GTS GPU. 
CUDA is a new hardware and software architecture for issuing and managing 
computations on the GPU as a data-parallel computing device without the need 
of mapping them to a graphics API. It is available for the GeForce 8800 Series 
and beyond. The operating system‘s multitasking mechanism is responsible for 
managing the access to the GPU by several CUDA and graphics applications 
running concurrently. The thesis analyzes the performance of the GPU-based 
implementation using CT data of a preserved swine lung and our results 
indicate a substantial speedup of 60 times for the demons algorithm over a 
single-threaded CPU based reference implementation. Also, comparing the 
accuracy of CPU and GPU implementations, the RMS difference was less than 
0.1 mm for the vector field generated for registration.  
 
This thesis is structured as follows. Chapter 2 presents the preliminaries, namely 
the Demons Algorithm for deformable registration, discusses related work and 
overviews the CUDA programming model and enabling technologies. Chapter 
3 describes the development and implementation of the CUDA version of 
Demons Algorithm. Chapter 4 evaluates its performance in terms of both speed 
and accuracy. Chapter 5 provides a summary of the work and directions for 
future work.  
 
                                                       
 
CHAPTER 2 
 
PRELIMINARIES  
This section briefly reviews the demons algorithm and discusses related work 
aimed at the hardware-based acceleration of registration algorithms. It also 
introduces the CUDA processing model, and recent advances in hardware and 
software technologies that enables the implementation of the Demons 
algorithm on the GPU.  
 
2.1 Demons Algorithm for Deformable Registration 
Optical flow methods describe the registration problem as a set of flow 
equations, under the assumption that image intensities are constant between 
views. The most common variant used in medical applications is the ‗demons 
algorithm‘ [7], which combines a stabilized vector-field estimation algorithm 
with Gaussian regularization. The algorithm is iterative, and alternates between 
solving the flow equations and regularization. 
 
 Let us consider two time-lapse images M and S, where M denotes the moving 
image and S the static image. For a given voxel, let m and s be the intensities in 
M and S, respectively. The theoretic basis of optical flow follows from an 
assumption that the intensity of a moving object (from M to S) is constant with 
time, which, for small displacements, gives the optical-flow equation 
                                                                                                                      
 
                                                       
 
                                                                                                                            
where  denotes the brightness gradient within the image S. Here,  denotes 
the velocity of the voxel in the (x, y, z) space since the images correspond to 
two successive time frames;  can also be considered as the displacement of the 
voxel during the time interval between the two image frames. 
 
The goal is to solve the displacement vector  for each voxel. Since Equation 1 
is under constrained, a minimum norm constraint can be applied to yield a 
solution for the optical flow. However, the flow will be unstable in regions 
where the image gradient  is very small, leading to an infinite value for . 
Therefore, to correct this problem, Thirion stabilized the vector-field estimation 
by underestimating the displacement at locations where the image gradient is 
small. To compensate for this, Gaussian regularization (or smoothing) is 
applied to the vector field to fill in those regions that are underestimated.  
 
The following equations are solved for each voxel, and make up the overall 
demons algorithm: 
 
 
 
During each iteration k, Equation 3 obtains a preliminary estimate of the 
displacement k for each voxel using the spatial gradient of image intensities  
                                                       
 
and the image-intensity difference (m – s). However, if 2 + (m − s)2 in the 
denominator of Equation 3 is too small, the equation is unstable and k is not 
changed. Next, the displacement field is regularized using a Gaussian 
smoothing filter in Equation 4, ensuring that the displacement estimates diffuse 
out from regions having strong image gradients to regions with weak gradients. 
This optical-flow process is repeated for the numbers of iterations, usually 
between 50 to 100 needed for   to converge. 
 
If n iterations are performed on a volume of m3 voxels, and if the size of the 
smoothing kernel is small, the demons algorithm has a computational 
complexity of O(nm3). The computations of (m − s) and  are independent for 
each voxel, and can be parallelized. If there are p processors, the complexity is 
therefore O(nm3/p). 
 
2.2 Related Work 
Strzodka and Garbe describe a 2D implementation of Lucas-Kanade optical 
flow using DirectX and the Cg language [6]. Their implementation achieved a 
speedup of about 4.5 using an NVidia GeForceFX 5800 compared to a 2 GHz 
Pentium processor. Crawford et al. uses GPU-accelerated optical flow in 1-D 
for real-time video stabilization [2]. Fung describes the implementation of 
feature detection and motion tracking in the OpenVIDIA project [4], which is 
available as open source software. More recently, Kim et al. [5] describe an 
effort to accelerate demons deformable registration using the Cg language, and 
report speedups of up to 32 times for a 256 x 256 x 64 volume. 
 
 
                                                       
 
2.3 The Stream Processing Model 
As noted in the introduction, the thesis first discusses the stream-processing 
model and then explains how CUDA technology deploys this model and 
enables developers to create innovative solutions for data intensive problems. 
The stream-processing model offers a promising way of accelerating 
registration algorithms, and the algorithms developed within this model can be 
executed on powerful commodity stream processors such as GPUs, as well as 
newer processors such as the Cell. These stream processors have a large 
number of arithmetic units on the chip far more than any general purpose 
microprocessor making them well suited for high performance parallel-
processing tasks. For example, the NVidia 8800 GTS GPU offers more than 
300 gigaflops (billions of floating-point operations per second) of peak 
computing power compared to a 3 GHz Pentium processor which offers only 
12 gigaflops. This GPU can be programmed to execute complex kernels with 
support for dynamic branching and 32-bit floating-point arithmetic.  
                                                       
 
 
 
Figure 1: The stream-programming model; 
(a) an iterative loop is transformed into a 
stream operation using a kernel, and (b) 
multiple instances of the kernel execute 
simultaneously on the fragment processors, 
thus processing multiple input-stream 
elements in parallel. 
The stream-processing paradigm structures programs in a way that allows for 
highly efficient computation. Here, all data is represented as a stream, defined as 
an ordered set of data of the same type (e.g., integers or floating point 
numbers). Given an input data stream, we can define a kernel that evaluates a 
function on each element of the input stream to generate an output stream. 
This idea is illustrated in Figure 1, where an iterative loop is converted to a 
                                                       
 
kernel, and each loop iteration is executed in parallel. Figure 1(a) shows a serial 
implementation of a simple loop on a microprocessor where the ith element of 
array c is computed by adding the ith elements of arrays a and b. This loop can be 
transformed into a stream operation by defining a and b as input streams, c as 
the output stream, and a kernel F that operates on each element of a and b to 
produce the output element in c. This process is shown in Figure 1(b) where the 
ith element in the output stream c is obtained by adding corresponding elements 
from a and b. The key observation here is that the same kernel F executes on 
the multiple processing units available in the hardware, and therefore, can 
process multiple input-stream elements in parallel. Image-processing algorithms 
with highly data parallel computations, characterized by the repeated use of 
identical kernels are good candidates for fast execution on stream processors. 
 
Though possessing substantial computing power, general purpose programs 
were, until recently, quite difficult to develop on GPUs: 
 The GPU could only be programmed through a graphics API, imposing 
a high learning curve to the beginner and the overhead of an inadequate 
API to the non-graphics application.  
 The GPU DRAM could be read in a general way – GPU programs can  
gather data elements from any part of DRAM – but could not be 
written in a general way GPU programs cannot scatter information to 
any part of DRAM, removing a lot of the programming flexibility 
readily available on the CPU.  
 Some applications were bottlenecked by the DRAM memory 
bandwidth, under-utilizing the GPU‘s computation power.  
 
                                                       
 
Recently, however, the CUDA programming model [9] is a direct answer to 
these problems and exposes the GPU as a truly generic data-parallel computing 
device. Using a standard C programming interface, CUDA allows programmers 
to explicitly express the data parallelism that exists in their applications and 
perform kernel-based computations on stream elements. 
 
2.4 The CUDA Programming Model 
CUDA capable devices are based on Nvidia‘s G80 GPU, first introduced in the 
GeForce 8800 series graphics cards. CUDA technology gives computationally 
intensive applications access to the tremendous processing power of NVidia 
GPU‘s through a programming interface. The G80 GTS is a Single Instruction, 
Multiple Data (SIMD) multiprocessor architecture with a total of 96 stream 
processors grouped into 12 streaming multiprocessors. 
The GPU is then viewed as a compute device that: 
(1) Is a coprocessor to the CPU or host, 
(2) Has its own DRAM (device memory); 
(3) Runs many threads in parallel  
Data-parallel portions of an application are executed on the device as kernels 
which run in parallel on many threads 
In other words, data-parallel compute-intensive portions of applications 
running on the CPU are off-loaded onto the GPU. More precisely, a portion of 
an application that is executed many times, but independently on different data, 
can be isolated into a function that is executed on the GPU as many different 
threads, such a function is called a kernel and is downloaded to the GPU.   
 
                                                       
 
Each CUDA kernel is organized as a multidimensional grid of thread blocks, 
with each block being a multi-dimensional grouping of threads. A thread block 
is a batch of threads that can cooperate together by sharing data through a fast 
shared memory and synchronizing their execution to coordinate memory 
accesses. At any given clock cycle, each processor of the multiprocessor 
executes the same instruction, but operates on different data. A grid of thread 
blocks is executed on the GPU by executing one or more blocks on each 
multiprocessor using time slicing.  
 
 
 
 
 
                                                       
 
CHAPTER 3 
 
CUDA VERSION OF DEMONS ALGORITHM 
The thesis now describes the details of a stream-processing implementation of 
the demons algorithm using CUDA. Our experiments were conducted using 
the NVidia 8800 GTS GPU. As discussed in Chapter 2, the demons algorithm 
for deformable registration is iterative and alternates between the 
computationally intensive tasks of updating the velocity vector field and 
Gaussian regularization.  
 
The complete code consists of the following kernels: 
1. Compute the intensity gradient of an image ( ) 
2. Initialize the vector field to 0 using Equation 2 ( 0) 
3. Estimate the displacement-vector field using Equation 3, and 
4. Regularize the vector field via a Gaussian filter using Equation 4.  
 
Let‘s first analyze the complete sequence of the project, how it runs and 
executes. For this, the project is subdivided into two parts namely the host or 
CPU code and the device or GPU code. Later the CPU reference implementation 
is also summarized for a comparison between the two. 
 
 
 
                                                       
 
3.1 Host or CPU Code 
 The main function takes as input the two time lapse images S, M and the 
number of iterations needed for the vector field to converge. It checks to see 
whether the two images are of the same size or not, if they are not it reports an 
error. The program then computes the initial intensity differences or differences 
before registration between the two images. It then computes nabla ( ) the 
image intensity gradients which is prerequisite to compute the estimated vector 
field. It would be better to enlighten that the host off loads the nabla 
computation on to the GPU and awaits its result. The program now computes 
the estimated vector field. As stated above, it offloads it to the GPU and awaits 
its result using Equation 3. As stated before, the Demons algorithm is iterative 
and alternates between updating the velocity vector field and Gaussian 
regularization. So after the vector field is updated for the first iteration it is 
immediately regularized using a Gaussian smoothing filter Equation 4 and then 
the loop continues. The program now has the estimated vector field and thus it 
warps the estimated vector field to the static image to get the new warped 
image. Finally, the program computes the intensity differences between the two 
images or differences after registration. A flow chart of this main function can 
be seen in Figure 2. 
 
 
 
 
 
 
 
 
                                                       
 
 
 
Figure 2: Flowchart of the main function 
 
                                                       
 
Let‘s now look into detail at the function which executes the estimation of the 
velocity vector field on the host, i.e., the function which launches the kernel 
which computes it. The function in the host code which actually computes the 
vector field is ‗estimate_vector_field‘. The function takes as input the two 
images S and M, the number of iterations and .  
Figure 3 shows a fragment of the CUDA code executed on the CPU to allocate 
memory on the host as well as the GPU, set up the texture parameters and copy 
and bind the data from host to the device, set up the number of threads needed 
to execute the kernel, and finally, execute the kernel in iterative fashion. Lines 
4–7 allocate global memory on the GPU for the vector fields x, y, and z, 
denoted by x_ vec, y_ vec, and z _vec, respectively, in the code. Memory also 
needs to be allocated for the vector fields as well as the images on the host. It is 
omitted for brevity. Next, lines 8–12 specify the number of threads per block 
that will execute the kernel code and the corresponding grid dimensions. Here, 
we specify a block size of 64 threads having dimension (16, 2, 2), though this 
value can be tuned as needed for optimal performance. The grid dimensions, in 
terms of the number of blocks, are then computed. The intensity gradient is 
stored on the GPU as a read-only 2D texture (lines 13–22). The intensity 
gradient is computed before by a separate kernel launch and stored on the host.  
The method in which the kernel to compute the intensity gradient is launched 
and executed is very similar to the way shown in Figure 3. However in the 
function for the computation of image intensities we just need the static image. 
The code to allocate read-only texture memory for images themselves is 
omitted. For better performance results the code is made to utilize texture 
memory over shared or constant memory. The reasons behind this are detailed 
in Chapter 5. The texture memory space is cached so a texture sampling costs 
only one memory read from device memory only on a cache miss, otherwise it 
                                                       
 
just costs one read from the texture cache. So, it would seem ideal to use 
texture memory. Finally, the CPU invokes the kernel k_evf for a specified 
number of iterations to obtain the deformation field. Once this kernel returns 
the displaced vector field for the particular voxel, the host code executes or 
launches the kernel that regularizes the vector field in the x, y and z direction 
respectively using Gaussian filters. On completion of the number of iterations 
the host code copies the regularized vector field from global memory to host 
memory and frees the allocated global and texture memory. The kernel that 
regularizes the vector field is omitted for brevity. 
 
                                                       
 
 
Figure 3: Fragment of the CUDA code executed by the CPU to obtain the deformation vector 
field 
                                                       
 
3.2 Device or GPU Code 
Figure 4 shows a fragment of the kernel k_evf that updates the deformation 
field in the (x, y, z) directions. For example, considering only the displacement 
vectors in the x direction, the kernel implements the update function 
 
 
 
for a voxel v. Here, x denotes the velocity vector for the voxel in the x 
direction, s and m denote the intensity of the voxel in the static image and the 
moving image, respectively, and  denotes the image intensity gradient. 
The deformation vectors in the x, y and z directions, namely, x , y, and z   are 
stored as x_vec, y_ vec, and z_ vec, respectively, on the GPU. The x, y, and z 
components of the intensity gradient  are stored as nabla_ x, nabla_ y, and 
nabla_z, respectively, in read-only texture memory. The static and moving 
images, S and M, are stored as textures static_ image and   moving_ image. To 
perform the update function shown in Equation 5, the kernel first identifies the 
one-dimensional linear index of the voxel (lines 1–5). The corresponding 
velocity vector, specified in millimeters, is then converted in terms of voxels 
(lines 6–9) and the displacement of v within the moving image M is computed 
in line 9. Lines 10–12 then locate the displaced voxel within M and compute the 
intensity difference for that voxel in the static and moving images. Finally, lines 
13—18 update x using Equation 5. Values for y and z are also updated at the 
same time (line 18), and stored in a temporary data structure called result. We 
synchronize all threads within a block before updating the displacement vector 
                                                       
 
for the voxel in line 20. Once the vectors x, y and z are updated for each 
voxel, the resulting vector field is regularized (or smoothed) in the x, y, and z 
directions using Gaussian filters. This ensures that the velocity estimates diffuse 
out from regions having strong image gradients to regions with weak gradients. 
The Gaussian filters are also implemented as convolution kernels on the GPU, 
but are omitted for brevity. 
 
 
                                                       
 
 
Figure 4: Code fragment of the kernel k_evf that updates the deformation vector field in the 
demons algorithm. 
 
                                                       
 
 
3.3 CPU Implementation 
The single-threaded CPU based reference implementation was performed on a 
2.8 GHz Intel duo-core processor. The single threaded implementations 
execute the Demons algorithm sequentially with no parallelism. As mentioned 
above the following equations make up the overall Demon‘s algorithm and 
need to be solved for each voxel. 
 
     (6) 
  (7) 
   (8) 
 
Figure 5 shows a fragment of the function ‗determine_vector_field‘ that 
updates the deformation field in the (x, y, z) directions. Here vec denotes the 
velocity vector for the voxel and pre_vec denotes the velocity vector in the k-1 
iteration. The x, y and z components of the intensity gradient  are stored in 
der and n_iter represents the number of iterations to be performed on the 
images. The static and moving images S and M are stored as temp_vol1 and 
temp_vol2 respectively.  
 
To perform the update function in Equation 7 the CPU code executes in the 
following manner.  (Lines 2 – 3) allocate memory to store the x, y, z vectors for 
each voxel. The code to allocate memory for each voxel is omitted for brevity. 
(Lines 4 -5) implement Equation 6, i.e. initialize the vector fields with zeroes.  
The CPU code lines (5 – 7)calls for the specified number of iterations to obtain 
the deformation field. The next three for loops are to obtain the deformation 
                                                       
 
field in the x, y and z directions respectively. Lines 8 – 11 computes the 
displacement for the voxel in the x, y and z directions respectively and line 11 
computes the displacement index of the voxel with in the moving image M. 
The function then checks to see whether the voxel displacements lie outside the 
volume of interest (ommited for brevity). Finally, lines 12 – 18 update the 
velocity vector field vk using Equation 7. The result is stored in the variable 
‗vec‘. Line 19 iterates through each voxel. After performing the update function 
in Equation 7 the CPU implementation regularizes (or smooths) this updated 
vector field in the x, y and z directions respectively. Then this regularized vector 
field is converted from mm to the corresponding voxel displacement and 
written to the output file. This code has been omiited for brevity.  Results 
showed that the CPU reference implmentation also gave accurate estimates for 
the vector field. It just takes a lot of time to iterate through each voxel for a 
large image volume especially when it has to iterate through it, first to compute 
the image intensity gradient  then compute the vector field and then also the 
smoothing filters. The code to warp the image using the estimated vector field 
and to calculate the intensity differences between the two image volumes also 
takes a considerable amount of time.  
 
With the launch of kernels which execute these computations in a SIMD 
manner, a lot of these computations are parallelized. Each thread with in a 
thread block operates on a voxel like a one-to-one mapping and they do not 
need to be executed iteratively for every voxel unlike the CPU implementation. 
A thread after execution synchronizes with other threads to write the computed 
result to the global memory for the host to read. 
                                                       
 
 
Figure 5: Code fragment of the CPU Implementation 
                                                       
 
CHAPTER 4 
 
EXPERIMENTAL RESULTS 
This chapter discusses the results quantifying both the speedup achieved by the 
streaming version of demons algorithm over the corresponding single-threaded 
CPU implementation as well as the registration quality. We developed the 
optimized reference implementation in C++, compiled the program for speed 
using the Microsoft VS2005 compiler, and executed it on a single core on the 
Intel CPU. The registration algorithms were tested using CT data of a preserved 
swine lung inflated at constant pressure [3], obtained from an IGRT testbed [1]. 
A Dell XPS 400 computer with a 2.8 GHz Intel Duo-Core processor and 2 GB 
of main memory were used to perform our experiments. A PCI-Express bus 
handled the communication between the CPU and the NVidia 8800 GTS GPU. 
Using GPUBench (http://graphics.stanford.edu/ projects/gpubench/), a suite 
of tests to benchmark GPU performance, we measured the read back speed 
(the rate at which data is read back to CPU memory from the GPU) to be 1174 
MB/sec, and the download speed (the rate at which the CPU can send texture 
data to the GPU) as 766 MB/sec.  
 
Both the CPU and GPU versions are validated using swine-lung images that are 
warped by known deformations, and the registration algorithms are expected to 
recover these deformations. Figure 6(a) shows the original and warped lung 
volumes of 424 x 180 x 150 resolution to be registered, where the warping is 
achieved via a radially varying sinusoidal deformation. Figure 6(b) shows the 
registration results obtained by the GPU when the warped lung is treated as the 
static image and the original lungs as the moving image. Figure 6(c) shows the 
                                                       
 
results assuming the original and warped lungs are now the static and moving 
images, respectively.  
 
The performances of the CPU and GPU versions are summarized in Figure 7, 
indicating that the GPU achieves a substantial speedup of up to 60 times over 
the serial version for a image of size 256 x 128 x 128 and a speed up of up to 
approximately 65 times over the serial version for a image of size 424 x 180 x 
150. The initialized vector fields are downloaded to the GPU at the beginning 
of the registration process and read back after the specified number of 
iterations of the demons algorithm. Finally, in terms of registration quality, both 
versions generate near-identical vector fields, as indicated by the RMS error 
observed in the vector magnitude. It should be noted that the values for Figure 
7 are for a Block size of 512 threads and the Block Dimensions are (16, 16, 2).  
 
 
                                                       
 
 
Figure 6: (a) The two lung images to be registered, (b) the registration results in which the 
warped and original lungs are the static and moving images, respectively, (c) the registration 
results in which the original and warped lungs are the static and moving images, respectively 
 
 
 
 
                                                       
 
 
      VOLUME 
 
Iter’s 
 
Time on CPU 
(seconds) 
 
Time on GPU  
(seconds) 
 
  Speedup 
 
RMS 
(mm) 
 
 
 256 x 128 x 128 
 
   50 
 
  100 
 
 
       161.00 
 
       306.95 
 
       2.70 
 
       5.13 
 
    59.63 
 
    59.83 
 
    0.023 
 
    0.031 
 
 
 424 x 180 x 150 
 
  50 
 
 100 
 
 
       347.70 
 
       640.50 
 
       5.24 
 
       9.81 
 
     66.35 
 
     65.29 
 
   0.033 
 
   0.037 
 
Figure 7: Performance comparison between 
the GPU and CPU implementations 
                                                       
 
CHAPTER 5 
 
PERFORMANCE ANALYSIS 
Parallelizing an application only makes sense if it significantly improves some 
other important aspect of the application, such as its performance. 
When executing the computational kernels, the thread block size must be 
chosen carefully to find a balance between fully utilizing GPU resources and 
creating excessive competition among threads. Figure 8 summarizes how 
certain thread block sizes and dimensions affect the time taken to estimate the 
vector field by the k_evf kernel for a 424 x 180 x 150 volume using 50 
iterations. As expected, increasing the thread-block size improves performance. 
With a high enough number of blocks, the number of threads per block should 
be chosen as a multiple of the warp size to avoid wasting computing resources 
with under-populated warps. Allocating more threads per block is better for 
efficient time slicing, but the more threads per block, the fewer registers are 
available per thread. This might prevent a kernel invocation from succeeding if 
the kernel compiles to more registers than that are allowed by the execution 
configuration.  For the GeForce 8800 Series, 64 threads per block is minimal 
and makes sense only if there are multiple concurrent blocks. 192 or 256 
threads per block are better and usually allow for enough registers to compile. 
The number of blocks per grid should be at least 100 if one wants it to scale to 
future devices; 1000 blocks will scale across several generations.  
 
 
 
 
                                                       
 
 
Block   
Dimensions 
 
Block Size 
 
Measured Estimated 
Time On GPU (s) 
 
Measured Time 
on   CPU (s) 
(4, 2, 2) 16 11.52  
 
 
 
 
 
 
347.703 
 
 
 
 
 
 
 
 
 
 
(8, 2, 2) 32 9.431 
(16,2,2) 64 7.894 
(2,16,2) 64 9.712 
(2,2,16) 64 11.161 
(32,2,2) 128 7.890 
(2,32,2) 128 9.655 
(2,2,32) 128 13.485 
(64,2,2) 256 7.491 
(2,64,2) 256 9.952 
(2,2,64) 256 16.741 
(16,16,2) 512 5.240 
(16,2,16) 512 5.253 
(2,16,16) 512 5.251 
(128,2,2) 512 5.274 
(2,128,2) 512 5.254 
(2,2,128) 512 5.280 
 
Figure 8:  The impact of the number of 
threads per block as well as the block 
dimensions on the performance of the k_evf 
kernel. 
                                                       
 
As can be seen from the figure above the best performance achieved comes 
with a Block size of 512 threads and Block Dimensions (16, 16, 2) 
It is also interesting to note that for a given block size, application performance 
depends heavily on the corresponding block dimension. For example, the 
execution times achieved by the GPU using 128 threads differ significantly 
when two different blocks of dimensions (2, 2, 32) and (32, 2, 2) are used. A 
block dimension of (2, 2, 32) achieves an execution time of 13:485 seconds 
whereas a block dimension of (32, 2, 2) achieves a much faster execution time 
of 7:894 seconds. To understand why block dimensions affect the performance 
of the registration algorithm, we must examine how CUDA executes a thread 
block on the GPU. Each block is split into groups of threads called warps where 
each warp comprises the same number of threads, 32 threads per warp on the 
8800 GTS. A block is decomposed into warps such that each warp contains 
threads of consecutive, increasing thread indices. These warps are then 
executed by a multiprocessor on the GPU and a scheduler periodically switches 
from one warp to another to maximize resource usage. The memory access 
patterns exhibited by these threads, especially when writing to the global 
memory on the GPU, greatly influence the overall execution time of the 
application. The CUDA programming guide recommends that for best 
application performance, the read and writes addresses to global memory of 
each warp should be arranged such that the simultaneous memory accesses of 
the entire warp can be coalesced into a single contiguous and aligned memory 
access. 
 
 Returning to the code fragment in Figure 3, lines 8–12 use the user-specified 
block dimensions to create a specific one-to-one mapping between a thread 
within a block and a voxel in the volume. In the kernel code shown in Figure 4, 
                                                       
 
this thread-to-voxel mapping is deduced in lines 1–5. Changing the block 
dimensions in Figure 3 changes the voxels that each block is responsible for 
processing. A deeper analysis of the code indicates that for a block dimension 
of (32, 2, 2), the memory accesses of a majority of threads can be coalesced into 
contiguous and aligned memory accesses. For example, within block 0, thread 
(0; 0; 0) with an index of 0 maps to voxel 0 in the 1D linear array representing 
the volume, thread (1, 0, 0) with an index of 1 maps to voxel 1, and so on, i.e., a 
thread with index i maps to the voxel b + i where b is the address of the first 
voxel within the block. However, this is not the case when a block dimension 
of (2, 2, 32) is used in which voxels are accessed in a more scattered fashion by 
threads within the bock. Therefore, it is likely that the effect of changing global 
memory access patterns is the major cause of performance changes when 
altering block dimensions. Finally, since the images and the intensity gradient 
are stored as textures, cache performance is also likely to be another, although 
smaller, contributor to the performance changes when altering block size. The 
performance of the smoothing filter is also tuned in a similar fashion. 
The bandwidth between the device and the device memory is much higher than 
the bandwidth between the device memory and the host memory. Therefore, 
we strive to minimize the data transfer between the host and the device. For 
example, intermediate data structures may be created in device memory, 
operated on by the device, and destroyed without ever being mapped by the 
host or copied to host memory.  
Also, because of the overhead associated with each transfer, batching many 
small transfers into a big one always performs much better than making each 
transfer separately.  
 
                                                       
 
Using the block dimensions that achieved the best execution times for the 
k_evf kernel, Figure 9 shows the effect of different block sizes on performance. 
The x and y dimensions of the block are kept constant at  x = 16 and y = 1 
respectively, while increasing the z dimension in powers of two (z = 1, 2, 8, 16) 
up to the maximum block size of 512 threads. We see that the best 
performance for the kernel k_evf is achieved with 512 threads per block. (The 
performance of the smoothing filter is also tuned in a similar fashion.) 
 
 
 
 
 
 
 
 
                                                       
 
 
Figure 9: The effect of different thread-block 
sizes on the execution time of the k_evf 
kernel 
  
The G80 architecture provides a maximum theoretical throughput of over 300 
GFLOPs; however this is only achievable with kernels with a very large ratio of 
computation to memory access. As described in Chapter 2, the Demons 
algorithm is computationally intensive and requires a large amount of reads and 
writes. Because accesses to global memory require two orders of magnitude 
more latency than floating point operations, Amdahl‘s law suggests that the 
main optimization goal should be to increase the efficiency of memory accesses. 
 
                                                       
 
5.1 Thread Scheduling 
Each processing unit can support up to 96 active threads, for a total of 12,288 
threads on the GeForce 8800. Threads are lightweight and have very low 
scheduling overhead, giving making CUDA devices with a large number of 
streaming multiprocessors similar to data parallel architectures. The schedulers 
are capable of putting threads to sleep to tolerate memory latencies, however 
each thread within a warp must execute in lock-step. Because stalling, starting, 
and scheduling threads is inexpensive on CUDA, launching large numbers of 
threads is a general method of tolerating memory latencies for any device 
kernel. Achieving a large number of active threads can be a complex problem. 
Because threads are scheduled in groups of blocks, it is necessary to create 
enough threads that there are multiple blocks per multiprocessor. NVidia 
suggests creating at least 2 blocks per multiprocessor, which equates to 24 
blocks on the GeForce 8800 GTS. In the case of the k_evf kernel, each thread 
block can be considered to create a specific one-to-one mapping between a 
thread within a block and a voxel in the volume. Changing the block 
dimensions changes the voxels that each block is responsible for processing. 
Thus it is the best to have a one-to-one mapping 
 
 
 
 
 
 
 
 
                                                       
 
5.2 CUDA Occupancy Calculator 
The CUDA Occupancy Calculator allows you to compute the multiprocessor 
occupancy of a GPU by a given CUDA kernel. The multiprocessor occupancy 
is the ratio of active warps to the maximum number of warps supported on a 
multiprocessor of the GPU. Each multiprocessor on the device has a set of N 
registers available for use by CUDA thread programs. These registers are shared 
resources that are allocated among the thread blocks executing on a 
multiprocessor. The CUDA compiler attempts to minimize register usage to 
maximize the number of thread blocks that can be active in the machine 
simultaneously. If a program tries to launch a kernel for which the registers 
used per thread times the thread block size is greater than N, the launch will 
fail.  The size of N on GeForce 8800 GTS is 8192 32-bit registers per 
multiprocessor. 
The occupancy is determined by the amount of shared memory and registers 
used by each thread block. Because of this, we need to choose the size of thread 
blocks with care in order to maximize occupancy. This GPU Occupancy 
Calculator was used to assist in choosing thread block size based on shared 
memory and register requirements. Although our code uses minimal shared 
memory resources it was useful in making decisions regarding thread block size. 
We experiment with how different thread block sizes, register counts, and 
shared memory usages can affect GPU occupancy. This will be illustrated from 
the figures below. 
For using the CUDA occupancy calculator we require two things namely, 
 The GPU model and number being employed. 
                                                       
 
 For the kernel being profiled, the number of threads per thread block, 
the registers used per thread, and the total shared memory used per 
thread block in bytes.  
 
Physical Limits for GPU: 
 
G8800 
 
Multiprocessors per GPU 
 
Threads / Warp 
 
Warps / Multiprocessor 
 
Threads / Multiprocessor 
 
Thread Blocks / Multiprocessor 
 
Total # of 32-bit registers / Multiprocessor 
 
Shared Memory / Multiprocessor (bytes) 
12 
 
32 
 
24 
 
768 
 
8 
 
8192 
 
16384 
 
We calculate the GPU multiprocessor occupancy for Block Size = {128, 256, 
512} for the k_evf kernel.  
Input parameters to the Calculator: 
 
Threads Per Block: 128 
Registers Per Thread: 16 
Shared Memory Per Block (bytes): 57 
 
                                                       
 
Calculator Results: 
Active Threads per Multiprocessor 512 
Active Warps per Multiprocessor 16 
Active Thread Blocks per Multiprocessor 4 
Occupancy of each Multiprocessor 67% 
Maximum Simultaneous Blocks per GPU 64 
 
 
Input parameters: 
 
Threads Per Block: 256 
Registers Per Thread: 16 
Shared Memory Per Block (bytes): 57 
 
Calculator Results:  
Active Threads per Multiprocessor 512 
Active Warps per Multiprocessor 16 
Active Thread Blocks per Multiprocessor 2 
Occupancy of each Multiprocessor 67% 
Maximum Simultaneous Blocks per GPU 32 
 
 
 
Input parameters: 
 
Threads Per Block: 512 
Registers Per Thread: 16 
Shared Memory Per Block (bytes): 57 
                                                       
 
 
Calculator Results: 
Active Threads per Multiprocessor 512 
Active Warps per Multiprocessor 16 
Active Thread Blocks per Multiprocessor 1 
Occupancy of each Multiprocessor 67% 
Maximum Simultaneous Blocks per GPU 16 
 
As can be seen from above the occupancy of each multiprocessor remains the 
same for the three block sizes. The occupancy depends heavily on the other 
two parameters i.e. the registers per thread and the shared memory. In our case 
the shared memory usage is minimal and it has least effect on the occupancy. 
However the registers per thread play a major role in deciding the occupancy of 
the GPU. If for example, the registers used were 10 per thread we would have 
achieved a 100% occupancy for a block size of 256 and 128 because they are 
able to utilize the physical limit of the GPU of 768 threads per multiprocessor 
and also being able to use the 8192 registers per multiprocessor. But since the 
Demons algorithm is high in computations we require more registers per 
thread. In the case of block size 512 we get the same occupancy of 67% 
irrespective of 10 or 16 registers per thread because just one block can be 
launched per multiprocessor and it would consume the same number of 
registers. However in our case since all the block sizes gave the same occupancy 
and since the maximum threads that can be launched on a single multiprocessor 
are 512 (512 x 16 = 8192 registers) maximum allowed for the successful launch 
of the kernel it would be better to have a single thread block operating on the 
multiprocessor rather than allocating time for creating multiple blocks, 
scheduling them and maintaining synchronization especially when the 
interdependency on voxels in minimal. There is no dependence between voxels 
                                                       
 
and the computations are independent and can be parallelized within a single 
block. 
Shown below are figures representing some of the results of the calculator for 
varying block sizes, registers per thread and shared memory. 
Varying Block Size
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Figure 10: Multiprocessor Warp occupancy 
for varying Block sizes 
As seen above all the three block sizes give a warp occupancy of 16 which is 
equivalent to 512 threads per multiprocessor corresponding to the physical limit 
of the GPU. 
Block Size 128 Block size 256 
                                                       
 
Varying Register Count
My Register 
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Figure 11: Warp Occupancy v/s Register 
count for Block size 128 & 256 
As stated before a register count of less than 16 per thread would increase the 
occupancy since it would allow more threads to execute in parallel.  
Shown below is the multiprocessor warp occupancy for varied shared memory 
usage. In our case we utilize minimal shared memory resources and thus it has 
least effect on the difference in GPU occupancy for different block sizes.  
                                                       
 
 
Figure 12: Varying Shared Memory usage for 
Block size 512 
For a block size of 512 only one block is launched per multiprocessor so a 
change in shared memory usage for that block will not affect warp occupancy as 
long as it is within the physical constraints of 16384 bytes per multiprocessor. 
For block sizes of 128 and 256 an increase in shared memory usage would 
decrease the occupancy since two or more blocks are being launched and 
shared memory needs to be allocated equally between blocks and then there is 
the overhead of synchronization.  
 
 
 
                                                       
 
CHAPTER 6 
 
CONCLUSION 
We have described the development of the demons algorithm within a stream-
processing paradigm on a GPU. The streaming version was implemented using 
CUDA and executed on the NVidia 8800 GPU. Performance analysis using CT 
data of a preserved swine lung indicates a substantial speedup of approximately 
60 times for a 256 x 128 x 128 volume image and a speed up of approximately 
65 times for a 424 x 180 x 150 volume image over a CPU-based reference 
implementation. Our results also indicate that the GPU is capable of high-
quality registration with both the CPU and GPU implementations generating 
near-identical deformation vector fields. 
We also presented various techniques used to optimize the performance as well 
as analyzed the results from the CUDA Occupancy Calculator.  
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